

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**

12

# **EUROPEAN PATENT APPLICATION**

21 Application number: **88300220.6**

51 Int. Cl.4: **H 01 L 29/91**

22 Date of filing: **12.01.88**

30 Priority: **13.01.87 US 2828**

43 Date of publication of application:  
**20.07.88 Bulletin 88/29**

84 Designated Contracting States: **DE FR GB IT NL**

71 Applicant: **FAIRCHILD SEMICONDUCTOR CORPORATION**  
**10400 Ridgeview Court P.O. Box 1500**  
**Cupertino California 95014 (US)**


72 Inventor: **Jerome, Rick C.**  
**11817-132nd Avenue Ct.E.**  
**Puyallup Washington 98374 (US)**

**McFarland, Duncan A.**  
**2405-33rd Avenue SE**  
**Puyallup Washington 98374 (US)**

74 Representative: **Jones, Ian et al**  
**POLLAK MERCER & TENCH High Holborn House 52-54**  
**High Holborn**  
**London WC1V 6RY (GB)**

## 54 Schottky diode structure and fabrication method.

57 A Schottky barrier diode includes an extra implanted N-type region (24;34) at the surface of the epitaxial layer to increase the impurity concentration there to about  $1 \times 10^{19}$  atoms per cubic centimeter. In a method of fabricating one such diode, arsenic is employed to overcompensate a guard ring (20) where the Schottky diode is to be formed, but in fabricating another such diode phosphorus is employed and the guard ring is not overcompensated. The resulting Schottky diodes, when employed in the static random access memory cells, dramatically increase the alpha particle resistance of such cells, while also substantially decreasing the access time.



**FIG. 1.**

**EP 0 275 179 A2**

impact. The soft errors arise because alpha particle impacts generate electrons and holes. If the generated charge from the alpha particle is greater than the critical charge, the cell will change state. As SRAM cells become smaller and smaller, the critical charge becomes smaller and the alpha particle problem becomes more severe.

The increase in critical charge by our invention reduces the soft error rate of the cell dramatically, thus making it less susceptible to alpha particle impact.

During accelerated alpha particle testing, using a Thorium 230 source with 9.8 microcuries of radiation, a conventional Schottky SRAM cell, for example, in a 1k ECL SRAM would have a soft error rate on the order of 1500 hits every 30 seconds (or 90,000 per half hour). In tests performed on structures manufactured according to our invention, the soft error rate was reduced to 1 hit every 30 minutes.

In addition, because it is introduced in parallel with the load resistors 46 and 47, the increased capacitance resulting from the additional dopant in region 24 reduces the impedance of the memory cell, and therefore the time constant, thereby providing faster access times. For example, without the arsenic implant 24, typical access times for the cell depicted are about 5.2 nanoseconds. In experiments, we have found that the access time after the implant is on the order of 4.5 nanoseconds, a substantial increase in speed.

Figure 4 is a cross-sectional view of another embodiment of our invention in which phosphorus is employed in place of arsenic. The structure of Figure 4 includes a silicon substrate 10, buried layer 12, and epitaxial layer 15 which are doped in a manner corresponding to those regions described in Figure 1. Guard ring 20 is also formed in the same manner. In place of arsenic, however, a phosphorus implant 34 is used to dope the upper portion of epitaxial layer 15 more strongly. Although in some embodiments the phosphorus is implanted with a sufficiently high dose and low energy to overcompensate the guard ring 20 at the surface, for the embodiment depicted in Figure 4, about  $1 \times 10^{14}$  atoms per square centimeter of phosphorus have been implanted with an energy of 190 KeV. As a result, an insufficient amount of phosphorus is present to overcompensate guard ring 20 which extends to the surface of epitaxial layer 15. A phosphorus surface concentration of  $2.1 \times 10^{18}$  atoms per cubic centimeter results in a Schottky capacitance of 4.7 femtofarads per square micron. This surface concentration is insufficient to overcompensate the  $4 \times 10^{18}$  atoms per cubic centimeter concentration of the P-type guard ring. Figure 5 illustrates the impurity concentration along cross sections 38 and 39 in Figure 4.

The preceding has been a description of a preferred embodiment of the invention in which specific process parameters have been provided to explain our invention. The scope of the invention may be ascertained from the appended claims.

## Claims

5

1 A method of fabricating a Schottky diode to a N conductivity type semiconductor region having a periphery at a surface, characterized by the steps of:

10

forming an annular P-conductivity type guard ring around the periphery of the region;

15

introducing N-conductivity type impurity into the region to provide a surface concentration of more than  $2 \times 10^{18}$  atoms per cubic centimeter and less than  $4 \times 10^{19}$  atoms per cubic centimeter; and

depositing a metal contact on the surface of the region.

20

2 A method as claimed in claim 1 characterized in that the introducing step comprises introducing N-conductivity type impurity into the region to provide a surface concentration of more than  $4 \times 10^{18}$  atoms per cubic centimeter.

25

3 A method as claimed in claim 1 characterized in that the introducing step comprises increasing the concentration of N-conductivity type impurity at the surface to about  $1 \times 10^{19}$  atoms per cubic centimeter.

30

4 A method as claimed in claim 1, 2 or 3 characterized in that the N-type impurity comprises one of arsenic or phosphorus.

35

5 A method as claimed in claim 1, 2, 3 or 4 characterized in that the N-conductivity type semiconductor region has an impurity concentration of about  $1 \times 10^{16}$  atoms per cubic centimeter.

40

6 A method as claimed in any preceding claim characterized in that the forming step comprises introducing P-conductivity type impurity to a concentration of about  $3 \times 10^{18}$  atoms per cubic centimeter at the surface.

45

7 A method as claimed in any preceding claim characterized in that the metal contact comprises aluminium and silicon.

50

8 A Schottky diode structure characterized by:

a first region (15) of N-conductivity type semiconductor material having an upper boundary;

an annular region (20) of P-conductivity type semiconductor material disposed in contact with a periphery of the upper boundary;

a second region (24) of N-conductivity type semiconductor material having a lower boundary disposed in contact with both the first region and the annular region and having an upper surface; and

a metal contact (26) disposed on the upper surface in contact with the second region.

60

9 A structure as claimed in claim 8 characterized in that the first region (15) has an impurity concentration of no more than  $1 \times 10^{16}$  atoms per cubic centimeter.

65

10 A structure as claimed in claim 8 or 9 characterized in that the second region (24) has

buried layer 12 and the substrate 10 is shown at the left-hand edge of the figure. The isolation region extends annularly around the entire structure shown in Figure 1 to electrically isolate this portion of the epitaxial layer 15 from the epitaxial layer elsewhere on the same chip. In this manner, active devices which are electrically isolated from all other devices on the chip may be fabricated in the "pocket" of epitaxial silicon 15. In the preferred embodiment, the structure of Figure 1 is incorporated into a bipolar static random access memory cell.

The buried layer 12, epitaxial layer 15, and oxide isolation region 18 may be fabricated using well known semiconductor fabrication processes. One such process is described in U.S. Patent 3,648,125 entitled "Method of Fabricating Integrated Circuits with Oxidized Isolation in the Resulting Structure," by Douglas Peitzer. Once the isolation regions are formed, then processes are employed to fabricate the structure shown in and on epitaxial layer 15. The processes used to fabricate the resistor are not within the scope of our invention, and the resistor is depicted in the figure to illustrate the relationship of the Schottky barrier diode structure of our invention to adjoining portions of a typical integrated circuit.

In integrated circuits of the prior art, the Schottky barrier diode was fabricated by simply forming a metal contact to the lightly doped N-type epitaxial layer 15. Typically, such epitaxial layers were doped with an impurity concentration of about  $1 \times 10^{16}$  atoms per cubic centimeter of arsenic or phosphorus. The doping of such layers was primarily determined by the desired performance characteristics of transistors fabricated elsewhere on the wafer. In some prior art structures, a guard ring of P-conductivity type semiconductor material was fabricated at the surface of the epitaxial layer around the periphery of the diode region.

In a preferred embodiment of the process of our invention, the P-conductivity type impurity is introduced into the epitaxial layer through an opening in a mask to form a guard ring 20 which initially extends from the surface 22 of epitaxial layer 15 into the epitaxial layer. Preferably, the guard ring is doped with boron or other P-type impurity to a concentration of at least  $1 \times 10^{18}$  atoms per cubic centimeter. The guard ring reduces the area of the Schottky contact to provide higher forward voltage and thereby greater memory cell margin. (The importance of cell margin is discussed further below.) Next, additional N-conductivity type dopant is introduced into the surface of the epitaxial layer to form a region 24 which is more strongly doped than the epitaxial layer. We employ either phosphorus or arsenic, with arsenic preferred. The arsenic provides a higher junction capacitance for the buried PN junction, as well as higher series resistance.

In the preferred embodiment, a low dose ion-implantation process is employed to increase the surface concentration of region 24 to approximately  $1 \times 10^{19}$  atoms per cubic centimeter. It is necessary to assure that the dose does not exceed the level at which an ohmic contact is formed, that is, about  $4 \times 10^{19}$  atoms per cubic centimeter. In the embodiment shown in Figure 1, the dose of arsenic impurity

24 overcompensates the guard ring at the surface 22 and further into the epitaxial layer 15, but does not overcompensate the guard ring throughout the full thickness of epitaxial layer 15. As a result, the guard ring 20 becomes "buried" in epitaxial layer 15. In the preferred embodiment, region 24 is formed by implanting arsenic with an energy of about 60 KeV. An arsenic surface concentration of  $1.2 \times 10^{19}$  atoms per cubic centimeter provides a Schottky capacitance of 10 femtofarads per square micron.

The fabrication of the Schottky diode is completed during a later stage of processing of the chip when a metal layer 26 is deposited and defined across the upper surface. Layer 26 will typically comprise aluminum, with a small amount of copper included to minimize electromigration, and a small percentage of silicon to minimize dissolution of the epitaxial layer 15 in the metal 26 at the time of deposition.

Figure 2 is a graph illustrating the impurity concentration of the structure of Figure 1 along cross sections 30 and 32 shown in Figure 1. The solid line in Figure 2 represents the impurity concentration along cross section 30, while the broken line in Figure 2 represents the impurity concentration along cross section 32. Figure 2 illustrates the doping profiles for an arsenic implant of  $1 \times 10^{14}$  atoms per cubic centimeter at 60 KeV. With respect to cross section 30, the N-conductivity type impurity at the surface is almost  $1 \times 10^{19}$  atoms per cubic centimeter and predominates for about the first 0.1 microns. The P-type guard ring then predominates until a depth of about 0.6 microns is reached. The lightly doped epitaxial layer and buried layer predominate for the remainder of the depth.

Figure 3 is a schematic of a typical static random access memory cell in which the Schottky barrier diode of our invention may be employed. The memory cell includes a pair of cross-coupled bipolar transistors 40 and 41, and a pair of Schottky barrier diodes 43 and 44. Load resistors 46 and 47 are connected between an upper word line and the bases of the bipolar devices. The Schottky diodes 43 and 44 are serially connected between the upper word line and the collectors of the bipolar devices, and the emitters of the bipolar devices are connected to a lower word line. Some of the advantages of the process and structure of our invention may be appreciated with reference to Figure 3.

The additional implanted impurity 24 (see Figure 1) increases the metal-to-semiconductor junction capacitance substantially, for example, from 0.35 to 10 femtofarads per square micron of surface area. Because the memory cell critical charge, that is, the charge necessary to change the state of the memory cell, is directly proportional to the product of the capacitance multiplied by the cell margin, this substantial increase in capacitance results in a corresponding increase in the critical charge of the cell. The cell margin is the voltage difference between the bases of the bipolar devices 40 and 41. During selection of the memory cell, the cell margin will decrease temporarily as a result of the transient conditions in the cell. Because at this instant even a small amount of charge will change the state of the cell, the cell is unusually sensitive to alpha particle

impact. The soft errors arise because alpha particle impacts generate electrons and holes. If the generated charge from the alpha particle is greater than the critical charge, the cell will change state. As SRAM cells become smaller and smaller, the critical charge becomes smaller and the alpha particle problem becomes more severe.

The increase in critical charge by our invention reduces the soft error rate of the cell dramatically, thus making it less susceptible to alpha particle impact.

During accelerated alpha particle testing, using a Thorium 230 source with 9.8 microcuries of radiation, a conventional Schottky SRAM cell, for example, in a 1k ECL SRAM would have a soft error rate on the order of 1500 hits every 30 seconds (or 90,000 per half hour). In tests performed on structures manufactured according to our invention, the soft error rate was reduced to 1 hit every 30 minutes.

In addition, because it is introduced in parallel with the load resistors 46 and 47, the increased capacitance resulting from the additional dopant in region 24 reduces the impedance of the memory cell, and therefore the time constant, thereby providing faster access times. For example, without the arsenic implant 24, typical access times for the cell depicted are about 5.2 nanoseconds. In experiments, we have found that the access time after the implant is on the order of 4.5 nanoseconds, a substantial increase in speed.

Figure 4 is a cross-sectional view of another embodiment of our invention in which phosphorus is employed in place of arsenic. The structure of Figure 4 includes a silicon substrate 10, buried layer 12, and epitaxial layer 15 which are doped in a manner corresponding to those regions described in Figure 1. Guard ring 20 is also formed in the same manner. In place of arsenic, however, a phosphorus implant 34 is used to dope the upper portion of epitaxial layer 15 more strongly. Although in some embodiments the phosphorus is implanted with a sufficiently high dose and low energy to overcompensate the guard ring 20 at the surface, for the embodiment depicted in Figure 4, about  $1 \times 10^{14}$  atoms per square centimeter of phosphorus have been implanted with an energy of 190 KeV. As a result, an insufficient amount of phosphorus is present to overcompensate guard ring 20 which extends to the surface of epitaxial layer 15. A phosphorus surface concentration of  $2.1 \times 10^{18}$  atoms per cubic centimeter results in a Schottky capacitance of 4.7 femtofarads per square micron. This surface concentration is insufficient to overcompensate the  $4 \times 10^{18}$  atoms per cubic centimeter concentration of the P-type guard ring. Figure 5 illustrates the impurity concentration along cross sections 38 and 39 in Figure 4.

The preceding has been a description of a preferred embodiment of the invention in which specific process parameters have been provided to explain our invention. The scope of the invention may be ascertained from the appended claims.

## Claims

1 A method of fabricating a Schottky diode to a N conductivity type semiconductor region having a periphery at a surface, characterized by the steps of:

forming an annular P-conductivity type guard ring around the periphery of the region; introducing N-conductivity type impurity into the region to provide a surface concentration of more than  $2 \times 10^{18}$  atoms per cubic centimeter and less than  $4 \times 10^{19}$  atoms per cubic centimeter; and depositing a metal contact on the surface of the region.

2 A method as claimed in claim 1 characterized in that the introducing step comprises introducing N-conductivity type impurity into the region to provide a surface concentration of more than  $4 \times 10^{18}$  atoms per cubic centimeter.

3 A method as claimed in claim 1 characterized in that the introducing step comprises increasing the concentration of N-conductivity type impurity at the surface to about  $1 \times 10^{19}$  atoms per cubic centimeter.

4 A method as claimed in claim 1, 2 or 3 characterized in that the N-type impurity comprises one of arsenic or phosphorus.

5 A method as claimed in claim 1, 2, 3 or 4 characterized in that the N-conductivity type semiconductor region has an impurity concentration of about  $1 \times 10^{16}$  atoms per cubic centimeter.

6 A method as claimed in any preceding claim characterized in that the forming step comprises introducing P-conductivity type impurity to a concentration of about  $3 \times 10^{18}$  atoms per cubic centimeter at the surface.

7 A method as claimed in any preceding claim characterized in that the metal contact comprises aluminium and silicon.

8 A Schottky diode structure characterized by:

a first region (15) of N-conductivity type semiconductor material having an upper boundary;

an annular region (20) of P-conductivity type semiconductor material disposed in contact with a periphery of the upper boundary;

a second region (24) of N-conductivity type semiconductor material having a lower boundary disposed in contact with both the first region and the annular region and having an upper surface; and

a metal contact (26) disposed on the upper surface in contact with the second region.

9 A structure as claimed in claim 8 characterized in that the first region (15) has an impurity concentration of no more than  $1 \times 10^{16}$  atoms per cubic centimeter.

10 A structure as claimed in claim 8 or 9 characterized in that the second region (24) has

an impurity concentration of no less than  $4 \times 10^{18}$  atoms per cubic centimeter and no more than  $4 \times 10^{19}$  atoms per cubic centimeter.

11 A structure as claimed in claim 8, 9 or 10 characterized in that the metal contact (26) comprises aluminium and silicon. 5

12 A structure as claimed in claim 8, 9, 10 or 11 characterized by a buried layer (12) of N-conductivity type semiconductor material disposed beneath and in contact with the first region. 10

13 A Schottky diode structure characterized by:  
a first region (15, 24;34) of N-conductivity type semiconductor material having an upper surface; 15

an annular region (20) of P-conductivity type semiconductor material disposed to surround the first region at a selected location; and  
a metal contact (26) disposed on the upper surface in contact with at least the first region; 20  
wherein the first region (15,24;34) has a surface N-type impurity concentration of more than  $2 \times 10^{18}$  atoms per cubic centimeter and less than  $4 \times 10^{19}$  atoms per cubic centimeter. 25

14 A structure as claimed in claim 13 characterized in that the N-type impurity comprises phosphorus and the selected location comprises the upper surface.

15 A structure as claimed in claim 13 characterized in that the N-type impurity comprises arsenic and the selected location comprises a selected depth below the surface and not the surface. 30

16 A structure as claimed in claim 14 or 15 characterized in that the N-type impurity concentration is about  $1 \times 10^{19}$  atoms per cubic centimeter. 35

17 A static random access memory cell characterized by a first and a second Schottky diode (43,44) each as claimed in claim 13, 14, 15 or 16. 40

18 A memory cell as claimed in claim 17 characterized by a first bipolar transistor (41) having a base connected to a first node, a collector connected to a second node, and an emitter connected to a third node; 45  
a second bipolar transistor (40) having a base connected to the second node, a collector connected to the first node, and an emitter connected to the third node; and 50  
wherein the first Schottky diode (43) is connected between a fourth node and the first node and the second Schottky diode (44) is connected between the fourth node and the second node. 55

19 A memory cell as claimed in claim 17 or 18 characterized by first and second resistors (46,47) each connected in parallel with a respective one of the Schottky diodes. 60

65




FIG. 1.




FIG. 3.




FIG. 4.



0275179

As 1E14, 60KeV GUARD RING SBD




FIG. 2.

0275179

P 1E14, 190KeV GUARD RING SBD




FIG. 5.



**(12)**

**EUROPEAN PATENT APPLICATION**

**(21)** Application number: **88300220.6**

**(51)** Int. Cl.4: **H 01 L 29/91**

**(22)** Date of filing: **12.01.88**

**(30)** Priority: **13.01.87 US 2828**

**(43)** Date of publication of application:  
**20.07.88 Bulletin 88/29**

**(84)** Designated Contracting States: **DE FR GB IT NL**

**(88)** Date of deferred publication of search report:  
**31.05.89 Bulletin 89/22**

**(71)** Applicant: **FAIRCHILD SEMICONDUCTOR CORPORATION**  
**10400 Ridgeview Court P.O. Box 1500**  
**Cupertino California 95014 (US)**

**(72)** Inventor: **Jerome, Rick C.**  
**11817-132nd Avenue Ct.E.**  
**Puyallup Washington 98374 (US)**

**McFarland, Duncan A.**  
**2405-33rd Avenue SE**  
**Puyallup Washington 98374 (US)**

**(74)** Representative: **Jones, Ian et al**  
**POLLAK MERCER & TENCH High Holborn House 52-54**  
**High Holborn**  
**London WC1V 6RY (GB)**

**(54)** Schottky diode structure and fabrication method.

**(57)** A Schottky barrier diode includes an extra implanted N-type region (24;34) at the surface of the epitaxial layer to increase the impurity concentration there to about  $1 \times 10^{19}$  atoms per cubic centimeter. In a method of fabricating one such diode, arsenic is employed to overcompensate a guard ring (20) where the Schottky diode is to be formed, but in fabricating another such diode phosphorus is employed and the guard ring is not overcompensated. The resulting Schottky diodes, when employed in the static random access memory cells, dramatically increase the alpha particle resistance of such cells, while also substantially decreasing the access time.

**EP 0 275 179 A3**



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 88 30 0220

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
Y	IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. ED-32, no. 4, April 1985, pages 766-772, IEEE, New York, US; Y. YAMAMOTO et al.: "Schottky diode for bipolar LSI's consisting of an impurity-controlled Si substrate and AL(2%Si) electrode" * Abstract; figure 1a; paragraph IIA; figures 6-8; paragraph III *	1-14, 16-19	H 01 L 29/91
Y	IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. ED-32, no. 12, December 1985, pages 2819-2823, IEEE, New York, US; C.T. CHUANG et al.: "Increasing the current driving capability of epitaxial Schottky-barrier diodes using high-energy implantation" * Abstract; figure 1; introduction *	1-4, 16-19	
A	IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-21, no. 4, August 1986, pages 501-504, IEEE, New York, US; H. MIYANAGA et al.: "A 0.85-ns 1-kbit ECL RAM" * Abstract; figures 3-4; page 501, column 2, lines 19-30; page 502, column 2, lines 4-31 *	1-13, 16-19	TECHNICAL FIELDS SEARCHED (Int. Cl. 4)  H 01 L 29
A	JOURNAL OF APPLIED PHYSICS, vol. 53, no. 5, May 1982, pages 3690-3693, American Institute of Physics, New York, US; A. KIKUCHI et al.: "Redistribution of implanted phosphorus after platinum silicide formation and the characteristics of Schottky barrier diodes" * Abstract; figures 4,5; paragraph 3 * -/-	1-14	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 13-03-1989	Examiner MIMOUN B.J.
<b>CATEGORY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document  T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons  & : member of the same patent family, corresponding document			

EPF FORM 1503 03.82 (1/8401)



European Patent  
Office

# EUROPEAN SEARCH REPORT

Page 2

Application Number

EP 88 30 0220

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	PATENT ABSTRACTS OF JAPAN, vol. 8, no. 206 (E-267)[1643], 20th September 1984; & JP-A-59 92 575 (HITACHI SEISAKUSHO K.K.) 28-05-1984 * Whole document * -----	1, 18, 13	
			TECHNICAL FIELDS SEARCHED (Int. Cl.4)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 13-03-1989	Examiner MIMOUN B.J.
<b>CATEGORY OF CITED DOCUMENTS</b> X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons ..... & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (1/0401)

**THIS PAGE BLANK (USPTO)**